

770208 CAN DESIGN ECONOMIES BE REALIZED

THRU MICRO-PROGRAM CONTROL OF ANALOG

AND DIGITAL PERIPHERAL / FUNCTIONAL

CIRCUITS IN A MICRO-PROCESSOR BASED

INSTRUMENT SUCH AS TIMS?

HISTORICALLY, IN THE DEVELOPMENT OF THE HP49AZA, HP 4942B, AND HP 4943A TRANSMISSION IMPAIRMENT MEASURING SETS (TIMS), THE INSTRUMENT'S ANALOG CIRCUITRY HAS BEEN REGARDED (FROM THE POINT OF VIEW OF THE MCOMPUTER HARDWARE AND THE SYSTEM SOFTWARE) AS BEING THE TIMS EQUIVALENT OF COMPUTER PERIPHERAL EQUIPMENT (TAPE-PUNCH, LINE PRINTER, ETC.), TO THE SOFTWARE DESIGNER, THIS HAS MEANT THAT CONTROL OF THE ANALOG CIRCUITS HAS BEEN ACCOMPLISHED THRU SOFTWARE DRIVER ROUTINES.


FROM A HARDUARE POINT OF VIEW EACH
PERIPHERAL DRIVER IS ACCESSED THRY AN I/O
PORT (TYPICALLY AN 8-617 LATCH) CONNECTED
TO THE DATA BUS.

CONCEPTUALLY, FROM A HARDWARE BLOCK DIAGRAM
POINT OF YIEW, THIS ARRANGEMENT LOOKS SOMETHING
LIKE THE DRAWING ON PAGE 7. OMITTED FROM
THIS DRAWING ARE VARIOUS BUFFERS, INVERTERS
BUS - DRIVERS, ETC AS WELL AS THE WROCESSOR
CONTROL LINES.

TO IMPLEMENT THE VARIOUS CONTROL FUNCTIONS
REQUIRED. BY HIS DESIGN, THE CIRCUIT DESIGNER
ADDS A LATCH TO HIS BOARD (TYPICALLY AN
8-6it latch; SELDOM LANGER THAN 16 BITS; OCCASSIONALLY
ONLY 4 bits). THE DESIGNER THEN MAKET ARRANGEMENTS
WITH THE ENGINEER RESPONSIBLE FOR THE MPY
BOARD TO PROVIDE AN ENABLE SIGNAL FOR HIS
NEW I/O PORT.

THE TYPE OF FUNCTIONS TYPICALLY PERFORMED
BY THE HARDWARE LATCH INCLUDE:

1. SELECTING AND CONNECTING ONE DIG ITAL SIGNAL PATHS TO ANOTHER 2. SELECTING AND CONNECTING ONE OF MANY ANALOG SIGNAL PATHS TO ANOTHER (see page 8)



(cont)

ANALOG SIGNAL PATH

3. INITIATING OR ENABLING A PULSE
TO SOME HARDWARE

4. TERMINATING OR DISABLING A PULSE
TO SOME HARDWARE

IMPLEMENTATION, SOME HP 4943 SCHEMATICS ARE ATTACHED ON THE NEXT PAGES. THESE SCHEMATICS SERVE TO ILLUSTRATE THE PRECEDUNG APPLICATIONS. SEVERAL OTHER SUCH CASES EXIST IN THE 4942B, 4943A INSTRUMENTS. FOR DETAILED OPERATION OF THOSE BONTHOL SIGNALS, REFER TO THE APPROPRIATE SERVICE MANUAL

IN DISCUSSING THE ARCHITECTURE

IN THE SOFTWARE, PROGRAMMING OF THE CONTROL LINES COMING FROM THE LATCHES IS ACCOMPLISHED BY WRITING TO THE LATCH. A TYPICAL M6800 PROGRAMMING SEQUENCE MIGHT BE:


STA A E, LATCH

IF MANY LATCHES ARE TO BE PROGRAMMED,
THIS SEQUENCE (OR A FUNCTIONALLY SIMILAR
ONE) MUST BE REPEATED FOR EACH LATCH.

DISADVANTAGES OF THIS APPROACH:

WHILE BEWG ADVANTAGEOUS IN MANY ASPECT, CERTAIN DISADVANTAGES ARE INHERENT IN THIS APPROACH.

- 1. THE LATCHES TAKE UP BOARD SPACE WHICH OTHERWISE COULD HAVE BEEN ALLOCATED ELSEWHERE;
- 2. EXTENSIVE ADDRESS DECODING IS
 REQUIRED; IF AN ATTEMPT IS MADE TO
 KEEP THE PARTS COUNT REQUIRED DOWN, (See pg 13)



710611

Operation	Mnemonic OP Code	Machine Code	Function
Memory Reference Instructions			
I. Load Accumulator	LAC	000001	
2. Load X Register	LRX	000001	ACC ← c(EA)
3. Load L Register	LRL	000010	$RX \leftarrow c(EA)$
4. Load I/O Register	LIO	000011	RL ← c(EA)
5. Load Immediate Acc.	LIAC	001000	IO ← c(EA)
6. Load Immediate L Reg.	LIRL	000101	ACC ← EA
7. Load Immediate Index Reg.1	LIXI	000110	RL ← EA
8. Load Immediate Index Reg.2	LIX2	000111	IX1 ← EA
9. Store Accumulator	STAC	001000	· IX2 ← EA
10. Store L Register	STRL	001001	c(EA) ← ACC
11. Store I/O Register	STIO	001010	c(EA) ← RL
12. Store Index Reg.1	STIXI	001011	c(EA) ← 10
13. Store Index Reg.2	STIX2	001100	c(EA) ← IX1
Arithmetic Instructions	31172	001101	c(EA) ← 1X2
I. Add Accumulator			
2. Subtract Accumulator	ADAC	001110	ACC + ACC
	SUAC	001111	$ACC \leftarrow ACC + c(EA)$ $ACC \leftarrow ACC - c(EA)$
Multiply and Accumulate Multiply	MAC	010000	ACC + BYY (EA)
5. Shift Left Acc.	MPY	010001	ACC ← RX X c(EA)+A(
	SLAC	010010	ACC ← RX X c(EA)
6. Shift Right Acc.	SRAC	010011	ACC ← ACC X2 ACC ← ACC X2-1
7. Shift Left X Reg.	SLRX	010100	
8. Shift Right X Reg.	SRRX	010101	$RX \leftarrow RX \times 2$ $RX \leftarrow RX \times 2^{-1}$
Branch Instructions			RA - RXX2
1. Jump Unconditionally	IMP		
2. Branch on Zero in L Reg.	JMP	010110	NIR ← EA
4. Branch on Zero in Acc.	BZRL	010111	NIR ← EA if RL=0
5. Branch on Positive in Acc.	BZAC	011000	NIR ← EA if ACC=0
[20]	BRPA	011001	NIR ← EA if ACC≥0
Logical Instructions			
1. AND Accumulator	ANDA	011010	ACC - 1550
2. OR Accumulator	ORAC	011011	ACC ← ACC∩c(EA)
3. Exclusive Or Accumulator	EXAC	011100	ACC - ACCUC(EA)
Miscellaneous Instructions			$ACC \leftarrow ACC \oplus c(EA)$
1. Increment L Register	ID		
2. Increment Index Reg.1	IRL	011101	RL - RL + EA
3. Increment Index Reg.2	IIX1	011110	IX1 + IX1 + EA
4. Compare Index Reg.2	IIX2	011111	IX2 ← IX2 + EA
5. Conditional Subtract IX2	CIX2	100000	CP = 1 if IX2 > c(EA)
The state of the s	CSX2	100001	$IX2 \leftarrow IX2 - c(EA)$
6. No Operation	Non		if CP=1
7. Halt	NOP	100010	Do nothing
	HLT	100011	Stop

Note: c(EA) denotes the contents of the data memory at the effective address.

Table 4.8 The Instruction Set of DISP.


Some of the features of their design are:

1. A distinction is made between instruction memory and data memory. This has many advantages including:

A) Data physical length is independent of instruction physical length

B) This division lends itself to storing the user program in Rom

Like wells



1	- BEO	* NONRECL	IRSIVE DIGITAL	The second secon				
Ì		* THE NUM	BER OF TAPS N IS IN A SPECIAL PROGRAMMENT	RAM ·				
ļ	2.50	*THE NUMBER OF TAPS, N, IS IN LOCATION 99 *						
		THE DATA	• THE FILTER COEFFICIENTS ARE IN LOCATION 99 • • THE DATA POINTS ARE IN LOCATIONS 200 - 200+N-1 • • EACH NEW DATA POINT REPLACES THE N-1 DATA POINT (FIFO) • LIX2 0 100 IX2 ← 100					
L		* EACH NEW						
	000	000 LIVE OATA POINT REPLACES THE N-1 DATA POINT						
000 LIX2 0 10			0 IX2 - 100	DATA POINT (FIFO) .				
	002	31172 0 09	8 c(98) ← 100	Initialize pointers				
		270 0 098	ACC -	to the top and bottom				
	003	ADAC 0 099	ACC + ACC	of the input data list.				
	004	STAC 0 098	$ACC \leftarrow ACC + c(99)$ $c(98) \leftarrow ACC$	mpat data list.				
	005	LRL 0 099						
	006	LIX1 0 000	KL - c(99)					
	007	1140		Initialize the loop				
-	000	000	ACC ← 0	and index registers				
1	008	LRX 1 200	RX + (200	and accumulator.				
ı		MAC 2 000	$RX \leftarrow c(200+IX1)$	Compute as				
ı	010	IRL 0 -01	ACC ← RX X c(IX2)+ACC RL ← RL - 1	Compute an output				
ı	011	JMPL 0 017	Goto 017 if RL=0	and advance pointers modulo the number				
	012	IIX1 0 001	$IX1 \leftarrow IX1 + I$	of taps.				
	013	IIX2 0 001	$1X2 \leftarrow 1X2 + 1$					
	014	CIX2 0 098	CP=1 if 1 1/2					
	015	CSX2 0 099	CP=1 if IX2>c(98)					
	016	JMP 0 008	IX2 ← IX2 - c(99) if CP=1 Goto 008					
	017	STAC 0 097						
	018	STIO .	c(97) ← ACC					
	019	110	c(1X2) ← 10	Store output				
	020	LIAC	10 ← c(97)	sample, load				
	021	ADAG -	ACC ← -1	new input sample				
	022	CTAC -	ACC ← c(95) - 1	and restart if				
	023	DDD.	c(95) ← ACC	limit is not reached.				
-	024	HLT 0 005	Goto 005 if ACC>0					

Table 4.9 A Nonrecursive Filter Program on DISP.

ADDRESS 95	DATA MEMORY CONTENTS				
96 97	3	4	3	2	1
98 99 100 101 102 103	104 4 x ₃ x ₂ x ₁ x ₀	y ₃ 104 4 x ₃ x ₂ x ₁ x ₄	y ₄ 104 4 x ₃ x ₂ x ₅ x ₄	y ₅ 104 4 x ₃ x ₆ x ₅ x ₄	y ₆ 104 4 x ₇ x ₇ x ₅ x ₄
200 201 202 203 Loop	a ₀ a ₁ a ₂ a ₃ 0	a ₀ a ₁ a ₂ a ₃	a ₀ a ₁ a ₂ a ₃ 2	a ₀ a ₁ a ₂ a ₃ 3	· a ₀ a ₁ a ₂ a ₃ 4

Table 4.10 Data Memory Contents During the Execution of the Nonrecursive Filter Program, with N=4.

Rak wells

Table 4.9 contains the listing of the DISP program that will perform the nonrecursive filtering as outlined above. The reader is strongly urged to go through the program carefully, executing each command manually to understand fully its operation. While doing this he will realize the importance of the index registers and appreciate the flexibility they provide in manipulating the addresses, so as to make the memory look like a shift register. Table 4.10 shows the changes in memory contents for this example, in the simple case of N-4, as the computation progresses. As we see x_n are maintained in a circular list. To compute the correct address, instructions CIX2 and CSX2 effectively allow us to increment the index register modulo an arbitrary number. This is again an example of the matching required between the architecture and the algorithms.

We see from Table 4.9 that a total of 25 instructions are required for this program. To evaluate the execution time of the program we consider a concrete example, where L=1000, and N=20. Therefore instructions 000 to 004 and 024 are executed once, instructions 005 to 007 and 017 to 023 are executed a 1000 times, and instructions 008 to 016 are executed 20×1000 times each, and hence a total of 190,006 instructions are executed, or an average of about 190 per output. The actual execution time depends on the time required to execute one instruction (if all instructions take the same time).

A total of 190 instructions per output sample seems a large number, considering that all we do is multiply 20 numbers and add them up. A closer examination of the program shows that indeed we only do an average of 40 instructions to do the actual arithmetic, and the other 150 instructions are required to take care of the indexing for looping and memory addressing.

At this point we notice that we could significantly improve the running time of this program if we had some additional instructions in the DISP repertoire. As an example, suppose we add the instruction LRXL whose effect is to load the RX register from memory and decrement the L register by -1. This can obviously be done at the same time, since while we load RX from memory the ALU or the AU can decrement the L register. In this case we could replace instruction 008 by LRXL 1200 and eliminate instruction 010 IRL 0 -1. This will reduce the average number of instructions per output to 170, that is, a more than 10% reduction. We note however that this instruction (LRXL) is somewhat restrictive, in that it does not allow us to specify the size of the increment (it is taken as -1), which makes this program less flexible.

In the except above, I is the "window length" of
the data stream [and, therefore, the number of outputs]
and N is the number of taps in the filter.

Assuming an average instruction execution rate
of 250 usec/instruction, their machine (in principle)
is copuble of doing real time filtering on a data
stream sampled at a 10 KHz rate.

Of particular importance is to note how important
the "overhead" tasks of indexing, looping and
memory management are. These tasks account for